

12-27-99

A

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL
(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 042390.P7940 Total Pages 3

First Named Inventor or Application Identifier Boon-Lock Yeo

Express Mail Label No. EL 431 890 855 US

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 20)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 5)
4. X Oath or Declaration (Total Pages 5)
 - a. x Newly Executed (**Original** or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. DELETIONS OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission

12/22/99
jc688 U.S. PTOjc598 U.S. PTO
09/470299

12/22/99

09470299 122299

(if applicable, all necessary)

- a. ☐ Computer Readable Copy
b. ☐ Paper Copy (identical to computer copy)
c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & documents(s))
9. ☐ a. 37 CFR 3.73(b) Statement (where there is an assignee)
☒ b. Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ a. Information Disclosure Statement (IDS)/PTO-1449
☐ b. Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. ☐ a. Small Entity Statement(s)
☐ b. Statement filed in prior application, Status still proper and desired
15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. ☐ Other: Certificate of Express Mail with copy of postcard showing contents of
Express Mail package.

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP)
of prior application No: _____

18. Correspondence Address

☐ Customer Number or Bar Code Label _____
(Insert Customer No. or Attach Bar Code Label here)
or

☒ Correspondence Address Below

NAME John P. Ward Reg No.: 40,216

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard

Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

12/01/97

- 2 -

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

UNITED STATES PATENT APPLICATION

FOR

Method And Apparatus For Video Decoding On A Multiprocessor System

Inventors: Boon-Lock Yeo
Valery Kuriakin

Prepared By:
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 Wilshire Boulevard
Seventh Floor
Los Angeles, California 90025-1026
(408) 720-8598


Attorney's Docket No.: 042390.P7940

"Express Mail" mailing label number: EL 431 890 855 US

Date of Deposit: December 22, 1999

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Lisa Kaiser
(Typed or printed name of person mailing paper or fee)


(Signature of person mailing paper or fee)

12/22/99
(Date signed)

5 METHOD AND APPARATUS FOR VIDEO DECODING ON A
 MULTIPROCESSOR SYSTEM

FIELD OF THE INVENTION

 The present invention relates computers and multimedia
10 processing, and, in particular, to the decoding compressed video on a
 multiprocessor system.

BACKGROUND OF THE INVENTION

15 Recent advances in computer technology have placed video
 applications within the reach of more common applications. For example,
 high Definition Television, Broadcast satellite Service, Cable TV
 distribution on optical networks, Electron Cinema, Interactive Storage
 Media, Multimedia Mailing, Networked Data base Services, corporate
20 Internet training and conferencing, Remote Video Surveillance and others
 are now becoming practical video applications.

 The large amounts of data needed to make video available in all
 these cases has lead to the adoption of Moving Picture Experts Group 1
25 (MPEG) and MPEG-2 standards for motion video compression and
 decompression. These standards significantly reduce bandwidth and
 storage space requirements. As a result, MPEG-1 and MPEG-2 are used in
 many video applications and are continuing to become more popular.

5 However, one feature limiting widespread use of the MPEG
standard is its computational complexity. Video encoding and decoding
under MPEG is expensive, often too costly for single processors to achieve
real-time performance in software for displays of acceptable resolution
and size. The computational demands grow as users desire higher quality
10 video.

 Encoding is more expensive than decoding, but can typically be
done offline and, therefore, may not need to be done in real-time.
Decoding, however, typically requires real-time performance.

5 SUMMARY OF THE INVENTION

10 The present invention provides a method and apparatus for decoding compressed video. The method includes reading a stream of compressed video into a memory. The video includes multiple pictures, with each picture having one or more independent elements. Thereafter, assigning, via a first processor of a group of processors sharing the memory, at least one independent element per processor to be decoded by the processors in parallel; and decoding the independent elements of the
15 video stream in parallel.

5 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 illustrates the hierarchy of layers in an MPEG bitstream.

Figure 2 illustrates a block diagram of encoding and decoding
10 video data, according to one embodiment.

Figure 3 illustrates a block diagram of a picture slice structure.

Figure 4 illustrates a flow diagram describing the steps of decoding
15 video data with multiple processors in parallel, according to one
embodiment.

Figure 5 illustrates a multiprocessor computer system having a
computer readable medium with instructions stored thereon according to
20 one embodiment.

5 DETAILED DESCRIPTION

A method and apparatus for decoding compressed video on a multiprocessor system is disclosed. In the following description, for purposes of explanation, specific nomenclature is set forth to provide a thorough understanding of the present invention. However, it will be
10 apparent to one skilled in the art that these specific details are not required in order to practice the present invention. For example, although the embodiments discussed below describe the present invention being used to decode video data encoded in accordance with the MPEG standard, alternative video encoding/decoding standards could be used
15 without departing from the present invention.

MPEG Decoding

In its general form, an MPEG system stream is made up of two
20 layers: the system layer contains timing and other information needed to demultiplex the audio and video streams and to synchronize audio and video during playback; and, the compression layer which includes the audio and video data streams.

One embodiment of the hierarchy of layers in an MPEG bitstream
25 is arranged in the following order, as illustrated in Figure 1: Sequence, Group of Pictures (GOP), Picture Slice, Macroblock, and Block. The different parts of the stream are marked with unique, byte-aligned codes

5 called startcodes. These startcodes are used both to identify certain parts
of the stream and to allow random access into the video stream.

10 The highest level in the layering is the sequence level. A sequence
is made up of groups of pictures (GOPs). Each GOP is a grouping of a
number of adjacent pictures. One purpose in creating such an identifiable
grouping is to provide a point of random access into the video stream for
play control functions (fast forward, reverse, etc.).

15 Within each GOP are a number of pictures. In MPEG-2 interlaced
video is supported so each picture corresponds to either a frame (for
progressive or interlaced video streams) or a field (for interlaced video
streams) in the original stream.

20 Pictures are further subdivided into slices, each of which defines a
fragment of a row in the picture. Slices comprise a series of macroblocks,
which in one embodiment are 16x16 pixel groups containing the
luminance and chrominance data for those pixels in the decoded picture.

25 Macroblocks are divided into blocks. A block in one embodiment
is an 8x8-pixel group that further describes the luminance or chrominance
for that group of pixels. Blocks are the basic unit of data at which the
decoder processes the encoded video stream. Macroblocks and blocks do

- 5 not have startcodes associated with them; their boundaries are discovered implicitly while decoding.

Encoding

As described above, the block is the basic unit of data processing.

- 10 As illustrated in Figure 2, in one embodiment for each block of data in the video sequence, the encoder typically performs following five steps to produce an encoded block: motion estimation, discrete cosine transform (DCT), quantization, and run-length and Huffman coding.

- 15 In the first stage, motion estimation, the encoder tries to take advantage of temporal redundancies among pictures. The next four stages of the encoder take advantage of spatial correlation in compressing the video sequence. The result of performing these five encoding stages on all blocks in a video-sequence is an MPEG encoded video stream. A
20 stream may be encoded once and then transmitted across a transmission media and/or stored as needed. However, decoding is typically necessary each time the stream is viewed.

Decoding

- 25 The decoding process for an MPEG encoded stream typically performs the five encoding stages in reverse order. First Huffman and run-length decoding are applied to generate the quantized block. Then inverse quantization is performed to obtain the block's frequency

5 spectrum. From this, the inverse discrete cosine transform is taken. Then,
if necessary, motion compensation may be used to generate the final
macroblock of data from the prediction error, motion vectors, and
reference picture.

10 A significant difference between the encoding and decoding
processes is that in the former, much time is spent in motion estimation as
it is necessary to search for the most similar macroblock in the reference
picture(s), whereas in the latter, motion vectors are already available,
which makes motion compensation much cheaper than motion estimation.

15

Decoding Video Data with Multiple Processors in Parallel

In order to increase the speed of decoding MPEG video data to
provide the video data for more applications, one embodiment provides
20 parallel decoding of the video data among multiple processors in a single
system, sharing a memory. In particular, in one embodiment, the
workload of decoding the video data is distributed among the set of
processors at the slice level. In alternative embodiments, the workload of
decoding the video data could be distributed among the set of processors
25 at a level other than the slice level, without departing from the present
invention.

5 In particular, as defined by the standard, a slice in MPEG is a series of an arbitrary number of macroblocks within one row of the picture.

Figure 3 illustrates a general slice structure. Each slice contains at least one macroblock, and consecutive slices may not overlap. Slices occur in the bitstream in the order in which they are encountered, starting at the
10 upper-left of the picture and proceeding by raster-scan order from left to right and top to bottom. However, slices do not need to maintain the same structure from picture to picture: there may be different numbers of slices and/or different slice sizes.

15 Figure 4 is a flow diagram describing the steps of decoding the video data among multiple processors in parallel, according to one embodiment. In step 402 a first processor executing a first process, scans/reads a video sequence into memory from a disk or some other source of compressed video.

20 In step 404, the first processor further reads the video sequence to identify slice startcodes to identify the beginning of slices within the video sequence. In step 406, the first processor further reads the macroblocks within each slice to estimate the workload associated with decoding a
25 respective slice.

 In step 408, the first processor assigns one or more slices to be decoded, to each processor within a group of processors included in a

5 system. In one embodiment, the slices are assigned to the different
processors in a manner to spread the workload evenly among the
processors. For example, if a first slice includes many macroblocks, it
presumably will take longer to decode. Therefore, a second processor
10 presumably will take longer to decode. Subsequent adjacent slices may
include significantly less macroblocks. Therefore, a third processor, may
be assigned more slices to decode, with each slice containing less
macroblocks. In the end, each of the processors, in one embodiment, is to
receive a comparable workload of slices to decode.

15

In step 410, the first processor writes in a shared memory, the first
and last assigned slices as local variables for each of the processors that
are provided to decode the slices. For example, if the second processor is
to decode slices 1-3, a third processor to decode slices 4-8, and a fourth
20 processor decode slices 9-12, the slice numbers are written in memory as
local variables for each of the respective processors. One benefit to
assigning the slices by identifying the slices as local variables for the
respective processors, as opposed to providing the slices in a jointly
accessible task/slice queue, is the avoidance of conflicts between
25 processors in accessing the queue to identify slices to be decoded.

For example, in the case of using a slice queue, once a processor is
done decoding a slice it would return to the queue to determine the next

5 slice to be decoded. In addition, the processor would also increment a
pointer identifying the next slice to be decoded so that the next time a
processor accesses the queue it will receive the subsequent slice to be
decoded. Moreover, the queue would be accessed fairly frequent. As a
10 frequent. However, by assigning the slices to be decoded as local
variables for each of the respective processors, conflicts between the
processors in accessing the memory is significantly decreased.

In step 412, the respective processors read their respective local
15 variables to determine which slices are to be decoded, and thereafter read
the slices from memory and decode the slices in accordance with the
decoding procedures discussed above. In one embodiment, the processor
that assigns the slices to be decoded also assigns to it's self, one or more
slices to be decoded, which the processor thereafter proceeds to decode
20 along with the other processors. Moreover, in one embodiment, the
respective processors perform the steps of decoding the slices by
executing software routines stored in memory, provided for performing
the decoding steps as discussed above (e.g., Huffman decoding, Run
length decoding, etc.).

25

Thereafter, the first processor continues to scan/read in the video
data and assign contiguous slices to the processors for decoding, for the
desired quantity of video that is to be decoded. Furthermore, the method

5 of decoding the video data by distributing the workload among multiple processors, as described above, can be performed in real-time.

Figure 5 illustrates a system that is capable of decoding multiple slices in parallel with multiple processors, according to one embodiment. As illustrated, the system includes multiple processors sharing a memory (e.g., Symmetric Multiple Processor architecture). In an alternative embodiment, the multiple processors could access separate memories, rather than sharing the same memory, without departing from the present invention.

15 Moreover, as shown in the memory of the system in Figure 5, the unit of logic to perform the method of decoding the video data through the use of multiple processors in parallel, as described above, could be provided a set of computer instructions to be executed by one or more of the processors. In addition, the logic to perform the steps of decoding the video data could also be provided/stored in memory as a set of computer instructions (e.g. MPEG decoder). The instructions to perform the methods as described above could alternatively be stored on other forms of computer/machine readable medium, including magnetic and optical
20 disks. For example, method of the present invention can be stored on
25 computer/machine readable mediums, such as magnetic disks or optical

5 disks, that are accessible via a disk drive (or computer-readable medium drive), such as the disk drive shown in Figure 5.

Alternatively, the logic to perform the methods as discussed above, including the method of decoding video data via multiple processors in parallel, could be implemented in additional computer and/or machine
10 readable mediums, such as discrete hardware components such as large-scale integrated circuits (LSI's), application-specific integrated circuits (ASIC's), firmware such as electrically erasable programmable read-only memory (EEPROM's); and, electrical, optical, acoustical or other forms of propagated signals (e.g., carrier waves, infrared signals, digital signals,
15 etc.).

CLAIMS

What is claimed is:

- 1 1. A method for decoding compressed video comprising:
2 reading a stream of compressed video into a memory, said
3 video having multiple pictures, each picture having one or more
4 independent elements;
5 assigning, via a first processor of a group of processors sharing
6 said memory, at least one independent element per processor to be
7 decoded by the processors in parallel; and
8 decoding the independent elements of the video in parallel.
- 1 2. The method of claim 1, wherein the independent elements
2 include slices.
- 1 3. The method of claim 2, wherein assigning the independent
2 elements includes assigning a varying number of slices to individual
3 processors.
- 1 4. The method of claim 3, wherein assigning the independent
2 elements includes assigning a comparable work load to the processors.
- 1 5. The method of claim 4, wherein assigning the independent
2 elements includes placing in memory as a local variable, for each
3 processor, the slices to be decoded by a respective processor.

1 6. The method of claim 5, wherein each slice includes at least one
2 macroblock.

1 7. The method of claim 6, wherein said video is encoded in MPEG.

1 8. The method of claim 7, wherein the method of decoding is
2 performed in real-time.

1 9. A computer-readable medium having stored thereon a set of
2 instructions, said set of instruction for decoding compressed video, which
3 when executed by a processor, cause said processor to perform a method
4 comprising:

5 reading a stream of compressed video into a memory, said
6 video having multiple pictures, each picture having one or more
7 independent elements;

8 assigning, via a first processor of a group of processors sharing
9 said memory, at least one independent element per processor to be
10 decoded by the processors in parallel; and

11 decoding the independent elements of the video in parallel.

1 10. The computer-readable medium of claim 9, wherein the
2 independent elements include slices.

1 11. The computer-readable medium of claim 10, wherein assigning
2 the independent elements includes assigning a varying number of slices to
3 individual processors.

1 12. The computer-readable medium of claim 11, wherein assigning
2 the independent elements includes assigning a comparable work load to
3 the processors.

1 13. The computer-readable medium of claim 12, wherein assigning
2 the independent elements includes placing in memory as a local variable,
3 for each processor, the slices to be decoded by a respective processor.

1 14. The computer-readable medium of claim 13, wherein each slice
2 includes at least one macroblock.

1 15. The computer-readable medium of claim 14, wherein said
2 video is encoded in MPEG standard.

1 16. The computer-readable medium of claim 15, wherein the
2 method of decoding is performed in real-time.

1 17. A computer system comprising:
2 a plurality of processors ;
3 a memory coupled to said plurality of processors;

4 a first unit of logic to read a stream of compressed video into
5 said memory, said video having multiple pictures, with each picture
6 having one or more independent elements; and
7 said first unit of logic further assigns, via a first processor of
8 said group of processors sharing said memory, at least one independent
9 element per processor to be decoded by the processors in parallel.

1 18. The computer system of claim 17, wherein the independent
2 elements include slices.

1 19. The computer system of claim 18, wherein said first unit of
2 logic assigns a varying number of slices to individual processors.

1 20. The computer system of claim 19, wherein said first unit of
2 logic assigns a comparable work load to the processors.

1 21. The computer system of claim 20, wherein said first unit of
2 logic places in memory as a local variable, for each processor, the slices to
3 be decoded by a respective processor.

1 22. The computer system of claim 21, wherein each slice includes at
2 least one macroblock.

ABSTRACT OF THE DISCLOSURE

A method and apparatus for decoding compressed video. The method includes reading a stream of compressed video into a memory.

- 5 The video includes multiple pictures, with each picture having one or more independent elements. Thereafter, assigning, via a first processor of a group of processors sharing the memory, at least one independent element per processor to be decoded by the processors in parallel; and decoding the independent elements of the video stream in parallel.




Fig. 1




Fig. 2




FIG. 3

First processor
Reads Video into
Memory 402



First processor
Identifies slice
Start codes 404



First processor
determines workload
of decoding slices
406



First processor
assigns slices for
decoding to Multiple
Processors 408



First processor writes
the slices to be decoded
in memory as Local
variables 410



Multiple processors
read local variables
to begin Decoding
slices 412

FIG. 4




Fig. 5

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION
(FOR INTEL CORPORATION PATENT APPLICATIONS)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below, next to my name.

I believe I am the original, first, and sole inventor (if only one name is listed below) or an original, first, and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

METHOD AND APPARATUS FOR VIDEO DECODING ON A MULTIPROCESSOR SYSTEM

the specification of which

 X is attached hereto.

_____ was filed on _____ as

United States Application Number _____

or PCT International Application Number _____

and was amended on _____

(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above. I do not know and do not believe that the claimed invention was ever known or used in the United States of America before my invention thereof, or patented or described in any printed publication in any country before my invention thereof or more than one year prior to this application, that the same was not in public use or on sale in the United States of America more than one year prior to this application, and that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representatives or assigns more than twelve months (for a utility patent application) or six months (for a design patent application) prior to this application.

I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d), of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority
Claimed

_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>
_____ (Number)	_____ (Country)	_____ (Day/Month/Year Filed)	<u>Yes</u>	<u>No</u>

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

_____ Application Number	_____ Filing Date
_____ Application Number	_____ Filing Date

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned
_____ Application Number	_____ Filing Date	_____ Status -- patented, pending, abandoned

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to John P. Ward, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to John P. Ward, (408) 720-8598.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Boon-Lock Yeo

Inventor's Signature _____ Date _____

Residence Sunnyvale, California Citizenship Singapore
(City, State) (Country)

Post Office Address 969 Sutter Avenue
Sunnyvale, California 94086

Full Name of Second/Joint Inventor Valery Kuriakin

Inventor's Signature *[Signature]* Date Dec 22 1999

Residence Nizhny Novgorod Citizenship Russia
(City, State) (Country)

Post Office Address st. B. Koznlov 2, 59, Nizhny Novgorod,
Russia

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadieu, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. P44,587; Thomas M. Coester, Reg. No. 39,637; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; Dag H. Johansen, Reg. No. 36,172; William W. Kidd, Reg. No. 31,772; Erica W. Kuo, Reg. No. 42,775; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Lisa A. Norris, Reg. No. P44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Kimberley G. Nobles, Reg. No. 38,255; Daniel E. Ovanezian, Reg. No. 41,236; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. P45,241; Steven D. Yates, Reg. No. 42,242; Ben J. Yorks, Reg. No. 33,609; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Andrew C. Chen, Reg. No. 43,544; Justin M. Dillon, Reg. No. 42,486; Paramita Ghosh, Reg. No. 42,806; and Sang Hui Kim, Reg. No. 40,450; my patent agents, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells, Reg. No. P43,256; Peter Lam, Reg. No. P44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclosure all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
 - (2) Each attorney or agent who prepares or prosecutes the application; and
 - (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.
- (d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.